

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 315 199 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
28.05.2003 Bulletin 2003/22

(51) Int Cl.7: **H01L 21/205, H01L 29/778**

(21) Application number: **01127834.8**

(22) Date of filing: **22.11.2001**

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR**
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: **Von Känel, Hans, Dr.**
8304 Wallisellen (CH)

(74) Representative: **Heusch, Christian**
OK pat AG
Chamerstrasse 50
6300 Zug (CH)

(71) Applicant: **ETH Zürich**
8092 Zürich (CH)

(54) **Formation of high-mobility silicon-germanium structures by low-energy plasma enhanced chemical vapor deposition**

(57) Method for making semiconductor structures comprising the steps:

- forming a virtual substrate on a silicon substrate with a graded $\text{Si}_{1-x}\text{Ge}_x$ layer and a non-graded $\text{Si}_{1-x}\text{Ge}_x$ layer, using a high-density, low-energy plasma enhanced chemical vapor deposition (LEP-ECVD) process with a growth rate above 2nm/s, a substrate temperature between 400° and 850° C, and a total reactive gas flow at the gas inlet between 5 sccm and 200 sccm;

- forming an active region on the virtual substrate that comprises a Ge-channel and at least one modulation-doped layer using a low-density, low-energy plasma enhanced chemical vapor deposition (LEP-ECVD) process by introducing hydrogen (H_2) into the growth chamber, maintaining a substrate temperature between 400° and 500° C, and by introducing a dopant gas in a pulsed manner into the growth chamber to provide for the modulation-doped layer.




FIG. 5

Description

[0001] The present invention concerns the formation of silicon-germanium structures, in particular heterostructures, showing a drastically increased hole mobility. Modulation-doped field-effect transistor structures (e.g., MODFET structures) and modulation-doped quantum well structures (e.g., MODQW structures), for instance, can be made using the process presented hereinafter.

Background of the invention

[0002] New materials and material compositions are being employed in industry in order to improve semiconductor devices such as transistors, for example. This allows to improve the processing speed and performance of integrated circuits (ICs).

[0003] A typical example is the deployment of Silicon-Germanium (SiGe) on Silicon. An example of a well-known SiGe heterostructure device 10 is illustrated in Fig. 1. The device 10 comprises a (001)-oriented silicon substrate 11. A graded SiGe-layer 12 is situated on top of the Si substrate 11. The layer 12 allows for a gradual modification of the lattice constant starting from the silicon's lattice constant to a constant that is mainly determined by the concentration of the Ge in the SiGe-layer 12. In the given example, a constant composition buffer layer 13 is formed on top of the graded SiGe-layer 12. The SiGe-layer 12 together with the buffer layer 13 serve as a virtual substrate for the layers that are formed in subsequent process steps. A stack of active device layers 14 is formed on the virtual substrate. The concentration of Ge is depicted in the graph 15 on the left hand side of the device 10. The Ge concentration (x) in the SiGe-layer 12 is gradually increased from $x=0$ to $x=x_f$. The layer 12 is typically several microns thick in order to ensure that the defect concentration is low.

[0004] There are several widely used processes for making such SiGe devices 10. Molecular beam epitaxy (MBE) and ultra-high vacuum chemical vapor deposition (UHV-CVD) are just two examples. Using these processes the fabrication of Ge-rich SiGe structures and devices is difficult. It is another disadvantage of the known approaches that the growth rate is low. Since a certain minimum thickness of the SiGe-layer 12 is required to guarantee an acceptable level of the defect concentration, the formation of this layer takes quite some time. This is, however, highly unfavorable for industrial mass production.

[0005] There are two different UHV-CVD processes. The first one is called hot-wall UHV-CVD and the second one is called cold-wall UHV-CVD or rapid thermal CVD (RTCVD).

[0006] Hot-wall CVD is well suited for batch processing and is carried out at low, typically between 450° and 550°C, substrate temperatures. Strained Si-channels on SiGe-buffers can be made using hot-wall UHV-CVD.

Very high electron mobilities of more than $10^5 \text{ cm}^2/\text{Vs}$ have been reported by Ismail et al. in "Extremely high electron mobilities in Si/SiGe modulation-doped heterostructures", Appl. Phys. Lett., Vol. 66, p. 1077, 1995. The hot-wall UHV-CVD has several disadvantages, such as

- low growth rate on the order of about nm/min at substrate temperatures around 550°C for pure Si, as reported by B.S. Meyerson et al. in "Cooperative growth phenomena in silicon/germanium low-temperature epitaxy", Appl. Phys. Lett., Vol. 53, p. 2555, 1988;
- large surface roughness caused by so-called cross-hatch due to relaxation. The cross-hatch effect is more prominent the steeper the gradient of concentration (grading rate) is. The difference in altitude between hills and grooves is typically about 30 nm even at the surface of a buffer layer with a comparatively low Ge concentration of $x_f=0.3$ at the surface. The surface roughness has a detrimental effect on the quality of MODFETs, as described by M. Arafa et al. in "Device and fabrication issues of high performance Si/SiGe Fets", Mat. Sci. Soc., Symp. Proc. Vol. 533, p. 83, 1998.
- The hot-wall process is difficult to control in particular at high Ge-concentrations, as described by P. M. Mooney et al. in "SiGe technology: heteroepitaxy and high-speed microelectronics", Annu. Rev. Mater. Sci., Vol. 30, pp. 335, 2000. The hot-wall process is thus not suited for high mobility hole transport. High performance p-MODFETs with pure Ge channels thus cannot be made using the hot-wall technique.

[0007] Cold-wall CVD is suited for processing single wafers. This process is typically carried out at temperatures above 700°C. First results concerning graded SiGe buffer layers can be found in a paper written by E. A. Fitzgerald et al., entitled "Totally relaxed $\text{Ge}_x\text{Si}_{1-x}$ layers with low threading dislocation densities grown on Si substrates", Appl. Phys. Lett., Vol. 59, p. 811, 1991. At substrate temperatures between 800° and 900°C the surface roughness is even greater than the surface roughness of layers made by the hot-wall process. An RMS-roughness of 30nm at a $\text{Si}_{0.7}\text{Ge}_{0.3}$ -buffer has been reported with a tendency to an even stronger surface roughness when the Ge-concentration in the buffer layer is increased. Details are given in "Novel dislocation structure and surface morphology effects in relaxed Ge/Si-Ge(graded)/Si structures", S.B. Samavedan et al., J. Appl. Phys., Vol. 81, p. 3108, 1997.

[0008] A SiGe buffer where the concentration is graded such that 100% Ge is obtained at the buffer layer's surface are very rough, when made using cold-wall UHV-CVD (RMS-roughness greater than 30 nm). Heterostructure devices cannot be formed on these rough surfaces without applying a chemical-mechanical polish.

ishing (CMP) process. For details refer to "Controlling the grading dislocation densities in Ge on Si using graded SiGe layers and chemical-mechanical polishing", E.A. Fitzgerald et al., Appl. Phys. Lett., Vol. 72, p. 1718, 1998. [0009] Until now, no MODFET structures and high-mobility hole transport devices have been made and reported using cold-wall UHV-CVD for the entire layer stack.

[0010] Another well-known process technology is called low-pressure chemical vapor deposition (LPCVD). As reported by A.C. Churchill et al. in "High-mobility two-dimensional electron gases in Si/SiGe heterostructures on relaxed SiGe layers grown at high temperature", Semicond. Sci. Technol., Vol. 12, p. 943, 1998, the relatively high process temperatures in an LPCVD process also lead to a remarkable surface roughness. This is even the case at a grading rate of less than 10%/μm. At a Ge-concentration of $x_F=0.24$ at the buffer surface and a substrate temperature of 800°C, an RMS-roughness of up to 6 nm was reported. For details see "Mosaic crystal tilts and their relationship to dislocation structure, surface roughness and growth conditions in relaxed SiGe layers", by D.J. Wallis et al., Mat. Res. Soc. Symp. Proc., 533, p. 77, 1998.

[0011] A graded buffer layer with a Ge-concentration of 100% (i.e., $x_F=1$) at the surface shows an even larger roughness with an RMS of 160 nm.

[0012] LPCVD, like cold-wall UHV-CVD, is not suited for making structures that require a high hole mobility.

[0013] As mentioned above, MBE is another process that is widely used for making semiconductor structures. A virtual substrate (layers 12 and 13 in Fig. 1) can be made using an MBE process without facing serious problems. Since the chemical composition of the layers is to a large extent independent of the substrate temperature, the relaxation and surface roughness of the virtual substrate layer can be optimized by choosing an appropriate temperature profile and grading rate, as addressed by J.-H. Li et al. in "Strain relaxation and surface morphology of compositionally graded Si/Si_{1-x}Ge_x buffers", J. Vac. Sci. Technol., Vol. B 16, p. 1610, 1998 and in E.A. Fitzgerald et al., APL, Vol. 59, p. 811, 1991.

[0014] The most serious disadvantage of MBE is the limited capacity of the evaporation crucibles. This is a disadvantage in particular when growing thick SiGe-buffer layers, as described by T. Hackbarth et al. in "Alternatives to thick MBE-grown relaxed SiGe buffers", Thin Solid Films, Vol. 369, p. 148, 2000. MBE is thus not well suited for an industrial production of SiGe devices.

[0015] For devices with Ge-rich compressively strained channels on a virtual substrate, there is a tendency for a three-dimensional growth. In particular pure Ge-layers show a remarkable surface roughness, except when the layers are grown at low substrate temperature around 300°C. At such low temperatures, however, the electrical properties of the devices are not acceptable anymore.

[0016] It is an object of the present invention to provide a method for making improved SiGe structures,

such as MODFET structures or MODQW structures.

[0017] It is an object of the present invention to provide a method for making SiGe devices with improved hole conductivity.

[0018] It is an object of the present invention to provide improved SiGe heterostructure devices.

[0019] It is an object of the present invention to provide a growth system for carrying out a method for making SiGe devices.

Summary of the present invention

[0020] The present invention relies on a low-energy plasma enhanced chemical vapor deposition (LEP-ECVD) process.

[0021] According to the present invention, a method for making semiconductor structures is proposed. It comprises the step:

- forming a virtual substrate on a silicon substrate with a graded Si_{1-x}Ge_x layer and a non-graded Si_{1-x}Ge_x layer, using a high-density, low-energy plasma enhanced chemical vapor deposition (LEP-ECVD) process with a growth rate above 2nm/s, a substrate temperature between 400° and 850° C, and a total reactive gas flow at the gas inlet between 5 sccm and 200 sccm.

Furthermore, the method comprises the step:

- forming an active region on the virtual substrate that comprises a Ge-channel and at least one modulation-doped layer using a low-density, low-energy plasma enhanced chemical vapor deposition (LEP-ECVD) process by introducing hydrogen (H₂) into the growth chamber, maintaining a substrate temperature between 400° and 500° C, and by introducing a dopant gas in a pulsed manner into the growth chamber to provide for the modulation-doped layer.

[0022] Various advantageous methods are claimed in the dependent claims 2 through 10.

[0023] According to the present invention, a semiconductor device is proposed. It comprises a silicon substrate, a graded Si_{1-x}Ge_x layer, a Si_{1-x}Ge_x buffer layer with constant concentration of Ge, an active region situated on said Si_{1-x}Ge_x buffer layer. The active region comprises at least one modulation-doped layer and a Ge channel having a hole mobility between 70000 and 87000 cm²/Vs at 4.2K.

[0024] An advantageous device is claimed in dependent claim 12.

[0025] According to the present invention, a growth system is proposed. It comprises a growth chamber with a gas inlet. It is equipped for carrying out a low-energy plasma enhanced chemical vapor deposition (LEP-

ECVD) process comprising at least two process steps, whereby during

- a first process step system parameters are adjusted to a substrate temperature between 400° and 850° C, and a total reactive gas flow at the gas inlet between 5 sccm and 200 sccm so as to allow a growth rate above 2nm/s,
- a second process step system parameters are adjusted to maintain a substrate temperature between 400° and 500° C, to feed hydrogen (H₂) into the growth chamber, and to feed a dopant gas in a pulsed manner into the growth chamber to allow modulation-doping of at least one layer.

[0026] Advantageous growth systems are claimed in claims 15 - 19.

[0027] It is an advantage of the invention presented herein, that the obstacles and disadvantages of known approaches can be circumvented or even avoided. Devices can be realized with hitherto unknown hole mobility. The growth rate was drastically increased thus allowing the inventive process to be used for industrial manufacturing of semiconductor devices. Further advantages become obvious from the detailed description.

Brief description of the drawings

[0028] For a more complete description of the present invention and for further objects and advantages thereof, reference is made to the following description, taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a schematic cross-section of a SiGe heterostructure semiconductor device.

FIG. 2 is a schematic cross-section of a low-energy plasma enhanced chemical vapor deposition (LEPECVD) system, according to the present invention.

FIG. 3 is a schematic diagram illustrating the Ge concentration as a function of time, according to the present invention.

FIG. 4 is a schematic diagram illustrating the hole mobility as a function of the temperature for different samples, according to the present invention.

FIG. 5 is a schematic cross-section of a SiGe heterostructure semiconductor device, according to the present invention.

FIG. 6 is a schematic cross-section of another SiGe heterostructure semiconductor device, according to the present invention.

FIG. 7 is a schematic diagram illustrating the Ge concentration as a function of time, according to the present invention.

FIG. 8 is a schematic block-diagram of a growth system, according to the present invention.

Detailed Description:

[0029] The present invention takes advantage of the principle of strained layer epitaxy when two materials with different lattice parameters are grown on top of one another. When germanium (Ge), for example, is deposited on top of a substrate with a smaller lattice parameter, the Ge atoms line up with the atoms underneath, compressively straining the Ge. In the strained Ge, for example the holes experience less resistance and have the ability to flow faster. This effect can be used to realize devices that are faster without having to shrink the size of the individual devices.

[0030] The silicon has slightly smaller spaces between the atoms than the germanium crystal lattice. A SiGe-layer thus has a lattice constant that is larger than the lattice constant of silicon. The lattice constant of SiGe increases with increasing concentration of the Ge.

[0031] The present invention relies on low-energy plasma enhanced chemical vapor deposition (LEPECVD). A typical LEPECVD system 20 is depicted in Fig. 2. LEPECVD is based on a low-voltage DC arc discharge between a hot filament 21 in a plasma chamber 22 and the walls of the growth chamber 23 and/or an auxiliary anode 24. A substrate 25 on which a SiGe-layer is to be formed is exposed directly to the high-intensity but low-energy plasma. Its potential is around -12 V for example in order to exclude any damage by high-energy ions. An appropriate bias is applied by means of a bias control unit 31. The LEPECVD is characterized in that the plasma potential is close to 0 V. The necessary reactive gases (e.g., H₂, SiH₄, GeH₄, PH₃) are fed through a port 26 and a gas inlet 30 directly into the growth chamber 23, while the argon (Ar) discharge gas is supplied through a port 27 to the plasma chamber 22 attached to the growth chamber 23 and separated from it by a small orifice 28. The high intensity of the plasma leads to very efficient cracking of the precursor gases (e.g., SiH₄, GeH₄, etc.), resulting in extraordinarily high growth rates of Si and SiGe films. The growth rates are further enhanced by confining of the plasma in a magnetic field generated by coils wrapped around the growth chamber 23. An appropriate voltage is used to drive an AC current through the filament 21. This current (about 120A) heats the filament 21 to the desired temperature. In addition, a DC voltage source 32 (about 25V) between the filament 21 and ground is used to generate the arc discharge. The system 20 further comprises a turbomolecular pump 29.

[0032] Further details of LEPECVD systems are addressed in the PCT patent application WO 98/58099, for

example. Details of this PCT patent application are incorporated by means of reference.

[0033] It is an advantage of an LEPECVD system that very high plasma densities can be achieved. According to the present invention, such a high density plasma is used for the growth of the virtual substrate. The cracking of the reactive gases is very efficient in a high density plasma thus increasing the growth kinetics. Extremely high growth rates of up to 10 nm/s are possible at substrate temperatures between 400°C and 850°C. Other than in conventional CVD systems, the growth rate in an LEPECVD system is almost completely independent of the substrate temperature in the given temperature range.

[0034] It has been demonstrated that according to the present invention the SiGe growth rate in an LEPECVD system is almost independent of the concentration of the gas reactants in the growth chamber at a constant total flow. In conventional CVD systems there is a strong dependency between the growth rate and the gas concentrations.

[0035] According to the present invention, a process called modulation doping is used, whereby the doping is carried out in an LEPECVD system like the one described in connection with Fig. 2. The basic principle of modulation doping is very much the same as with other growth methods. The doped layer is not in direct contact with the hole carrying channel, as for example described in the paper published by Xie et al., in Appl. Phys. Lett., Vol. 63, p. 2263, 1993. A typical example of how the doping is done is depicted in Fig. 3, where the Ge concentration is shown as a function of the time in seconds. In this figure, the Ge flow is illustrated prior, during, and after the growing of the Ge-channel, as such. The doping is realized by 10 di-boran pulses each having a duration of about 70 s. During these di-borane pulses the Ge flow is reduced to zero. A corresponding heterostructure device 50, in accordance with the present invention, is illustrated in Fig. 5. It comprises a Si substrate 51 on which a virtual SiGe substrate is formed. The virtual substrate comprises a graded SiGe layer 52 and a buffer layer 53 with constant Ge concentration. Please note that the thicknesses of the various layers are not drawn to scale. An active region 58 is situated on the virtual substrate. It comprises a cladding layer 54 which has a Ge concentration that is lower than the Ge concentration in the layer 53. On top of the cladding layer 54 a Ge channel 55 is situated. This channel 55 is covered by a modulation doped cladding layer 56 and a Si cap layer 57. The two cladding layers 54 and 56 with reduced Ge concentration provide for a strain compensation in the active region 58.

[0036] Fig. 4 shows the hole mobility (in cm^2/Vs) as a function of the temperature (in Kelvin) that can be achieved in pure Ge-channels using the process according to the present invention. Mobilities between 70000 and 87000 cm^2/Vs at 4.2K can be obtained using the inventive process. In particular the mobility of 87000

cm^2/Vs is to be noted. This mobility is much greater than the best mobility, presently 55000 cm^2/Vs (at 4.2K), reported so far in literature (cf. the above-mentioned paper published by Xie et al.). The carrier density in both cases is about the same, namely $6.18 \times 10^{11} \text{ cm}^{-2}$ for the LEPECVD sample and $5.5 \times 10^{11} \text{ cm}^{-2}$ for the MBE sample by Xie et al. Note that in the latter case due to the rough surface, the modulation doping had to be carried out in a layer underneath the Ge-channel. This configuration where the modulation doping step is carried out prior to the formation of the channel is disadvantageous, since dopants are likely to diffuse or segregate into the channel. Moreover, due to the large distance between the doped layer and the gate, this configuration is not well suited for transistor-based applications.

[0037] Using an LEPECVD system to carry out the inventive process steps, synthetic devices with very high hole mobility can be grown at very high growth rates. When the SiGe-layer 12 (cf. Fig. 1) is graded at 10%/μm with $x_{\text{Ge}}=70\%$ and a thickness of 8 μm, and the thickness of the layer 13 is about 1 μm, a growth rate of about 5 - 10 nm/s can be achieved. Typical growth rates in an MBE system are between 0.1 and 0.3 nm/s. The growth rates in a UHV-CVD system are at least another order of magnitude lower at comparable substrate temperatures.

[0038] According to the present invention, low substrate temperatures between 400° and 850° C, preferably in the range between 450° and 750° C, are used. Furthermore, during the formation of the virtual substrate the density of the plasma is kept approximately 10 times as high as that used during the epitaxial growth of the active region.

[0039] Last but not least, during the growth of the active region, H_2 is introduced into the growth chamber 23 where it acts as a surfactant reducing the diffusion of the Si and Ge atoms at the surface. This allows to reduce the three-dimensional growth. It allows to make active regions having well defined (sharp) interfaces. Such well defined interfaces cannot be realized using a standard MBE process.

[0040] For MODFET applications in particular the mobility at room temperature is crucial. An analysis of a device made using the inventive process reveals a maximum hole mobility in a modulation doped Ge-channel of about 3000 cm^2/Vs at 293 K. This value is to be compared with a hole mobility of 1700 cm^2/Vs which has been achieved using an MBE process. This is the best mobility that has been realized using MBE. Details are addressed in the paper by Madhavi et al. in J. Appl. Phys., Vol. 89, p. 2497, 2001.

[0041] The device 10 in Fig. 1 can be improved by adding a cladding layer on each side of the strained Ge-channel, as illustrated in Fig. 5. In this case, the two cladding layers together with the channel form the active device layer 14. The Ge concentration of these cladding layers might be $x_{\text{Ge}}=60\%$, for example for a concentration of layer 13 of $x_{\text{Ge}}=70\%$. Their thickness could be about

150nm each. Since the Ge concentration is lower than the Ge concentration in layer 13, the cladding layers are tensilely strained, whereas the Ge-channel shows compressive strain.

[0042] According to another embodiment of the invention, the substrate temperature is intentionally altered during formation of the virtual substrate. This is possible since the growth rate in an LEPECVD system is almost completely independent of the substrate temperature in the temperature range between 400° and 850° C.

[0043] Yet another embodiment is illustrated in Figs. 6 and 7. The device 60 is similar to the one that is illustrated in Fig. 5. It comprises a Si substrate 61 on which a virtual SiGe substrate is formed. The virtual substrate comprises a graded SiGe layer 62 and a buffer layer 63 with constant Ge concentration where the concentration $x=0.6$. Please note that the thickness of the various layers are not drawn to scale. An active region 68 is situated on the virtual substrate. It comprises a cladding layer 64 which has a Ge concentration $x=0.55$ that is lower than the Ge concentration in the layer 63. The cladding layer 64 comprises the modulation doping. The Ge channel 65 is situated on top of the modulation doped cladding layer 64. This channel 65 is covered by another modulation doped cladding layer 66 and a Si cap layer 67. The two cladding layers with reduced Ge concentration provide for a strain compensation in the active region 68. The Ge concentration profile is depicted in Fig. 7. Note that each of the modulation doped layers 64 and 66 only comprise one doping spike.

[0044] A method for making a semiconductor structure, in accordance with the present invention, comprises the following steps:

- forming a virtual substrate on a silicon substrate, comprising a graded $\text{Si}_{1-x}\text{Ge}_x$ layer with $0 \leq x \leq x_f$, and a $\text{Si}_{1-x}\text{Ge}_x$ layer with constant concentration of Ge (with $x = x_f$) using a high-density, low-energy plasma enhanced chemical vapor deposition (LEPECVD) process with
 - i. a growth rate above 2nm/s,
 - ii. a substrate temperature between 400° and 850° C, and
 - iii. a total reactive gas flow at the gas inlet of the growth chamber between 5 sccm and 200 sccm;
- forming an active region on said virtual substrate comprising a Ge-channel and at least one modulation-doped layer using a low-density, low-energy plasma enhanced chemical vapor deposition (LEPECVD) process by
 - i. introducing hydrogen (H_2) into the growth chamber where it acts as a surfactant,
 - ii. maintaining a substrate temperature between 400° and 500° C, and

iii. introducing a dopant gas in a pulsed manner into the growth chamber to provide for the modulation doped layer.

[0045] The inventive process can be altered in many ways.

[0046] A special growth system 80, in accordance with the present invention, can be realized to allow the inventive process to be employed for automatic processing. An example is illustrated in Fig. 8. Such a growth system 80 comprises a growth chamber 23 with a gas inlet and other components, similar to the one illustrated in Fig. 2. The growth system 80 is equipped for carrying out a low-energy plasma enhanced chemical vapor deposition (LEPECVD) process comprising at least two process steps. During the first process step the system parameters are adjusted to a substrate temperature between 400° and 850° C, and a total reactive gas flow at the gas inlet between 5 sccm and 200 sccm so as to allow a growth rate above 2nm/s. During the second process step the system parameters are adjusted to maintain a substrate temperature between 400° and 500° C. Furthermore, hydrogen (H_2) is being fed into the growth chamber 23 during the second process step and a dopant gas is fed into the chamber 23 in a pulsed manner to allow modulation-doping of at least one layer.

[0047] The growth system 80 may comprise a process control unit 81, preferably a computer with appropriate software modules 82 and 83, for controlling the system parameters in accordance with the present invention, as schematically illustrated in Fig. 8.

[0048] With the process according to the present invention, SiGe layers can be formed having an RMS surface roughness of 5nm and less.

[0049] The inventive concept is well suited for use in transistors, sensors, spectroscopy, quantum computers, and other devices/systems.

Claims

1. Method for making a semiconductor heterostructure in a growth chamber (23) with gas inlet (26, 30), comprising the steps:

- forming a virtual substrate on a silicon substrate (11; 51; 61), comprising a graded $\text{Si}_{1-x}\text{Ge}_x$ layer (12; 52; 62) followed by a $\text{Si}_{1-x}\text{Ge}_x$ layer (13; 53; 63) with constant concentration of Ge, using a high-density, low-energy plasma enhanced chemical vapor deposition (LEPECVD) process with

- i. a growth rate above 2nm/s,
- ii. a substrate temperature between 400° and 850° C, and
- iii. a total reactive gas flow at the gas inlet

- between 5 sccm and 200 sccm,
- forming an active region (14; 58; 69) on said virtual substrate comprising a Ge-channel (55; 65) and a modulation-doped layer (56; 64, 67) using a low-density, low-energy plasma enhanced chemical vapor deposition (LEPECVD) process by
 - i. introducing hydrogen (H_2) into the growth chamber (23) to act as a surfactant,
 - ii. maintaining a substrate temperature between 400° and 500° C,
 - iii. introducing a dopant gas in a pulsed manner into the growth chamber (23) to provide for the modulation-doped layer (56; 64, 67).
2. The process of claim 1, whereby during the formation of the virtual substrate the substrate temperature is intentionally altered in the given range between 400° and 800° C, preferably between 450° and 750° C.
 3. The process of claim 1 or 2, whereby the substrate temperature during the formation of the active region (14; 58; 68) is maintained at about 450° C.
 4. The process of one of the preceding claims, whereby di-boron is used as dopant gas.
 5. The process of one of the preceding claims, whereby the low-energy plasma has a potential of about -12 Volts and the plasma potential is close to 0 Volt.
 6. The process of claim 1 or 2, whereby SiH_4 and GeH_4 are introduced through the gas inlet (26; 30) into the growth chamber (23).
 7. The process of claim 1 or 2, whereby the growth rate is between 2nm/s and about 10 nm/s.
 8. The process of claim 7, whereby the growth rate is almost completely independent of the substrate temperature in the given temperature range between 400° and 850° C.
 9. The process of one of the preceding claims, whereby the growth rate at constant total flow is almost completely independent of the concentration of the reactive gases in the growth chamber (23).
 10. The process of one of the preceding claims, whereby the density of the high-density, low-energy plasma is 10 times as high as the density of the low-density, low-energy plasma.
 11. Heterostructure semiconductor device, comprising
 - a silicon substrate (11; 51; 61), a graded $Si_{1-x}Ge_x$ layer (12; 52; 62), a $Si_{1-x}Ge_x$ buffer layer (13; 53; 63) with constant concentration of Ge, an active region (14; 58; 68) situated on said $Si_{1-x}Ge_x$ buffer layer (13; 53; 63), said active region (14; 58; 68) comprising at least one modulation-doped layer (56; 64, 67) and a Ge channel (55; 65) having a hole mobility between 70000 and 87000 cm^2/Vs at 4.2K.
 12. The device of claim 11, whereby the $Si_{1-x}Ge_x$ buffer layer (13; 53; 63) and/or the graded $Si_{1-x}Ge_x$ layer (12; 52; 62) has an RMS surface roughness of less than 5nm.
 13. Growth system (80) comprising a growth chamber (23) with a gas inlet (26; 30), the growth system (80) being equipped for carrying out a low-energy plasma enhanced chemical vapor deposition (LEPECVD) process comprising at least two process steps, whereby during
 - a first process step system parameters are adjusted to a substrate temperature between 400° and 850° C, and a total reactive gas flow at the gas inlet between 5 sccm and 200 sccm so as to allow a growth rate above 2nm/s,
 - a second process step system parameters are adjusted to maintain a substrate temperature between 400° and 500° C, to feed hydrogen (H_2) into the growth chamber (23), and to feed a dopant gas in a pulsed manner into the growth chamber (23) to allow modulation-doping of at least one layer.
 14. The growth system of claim 13, comprising a process control unit (81), preferably a computer with appropriate software (82, 83), for controlling the system parameters accordingly.
 15. The growth system of claim 13, wherein the process control unit (81) is enabled to alter the substrate temperature during the first process step in the given range between 400° and 800° C, preferably between 450° and 750° C.
 16. The growth system of claim 13, wherein the process control unit (81) is enabled to keep the substrate temperature during the second process step constant at about 450° C.
 17. The growth system of claim 13, wherein the process control unit (81) is enabled to control the introduction of di-boron as dopant gas into the growth chamber (23).
 18. The growth system of claim 13, wherein the process control unit (81) is enabled to adjust the parameters in order to keep the low-energy plasma at a potential

tial of about - 12 Volts and the plasma potential at
close to 0 Volt.

19. The growth system of claim 13, wherein the process
control unit (81) is enabled to control the introduc- 5
tion of SiH_4 and GeH_4 into the growth chamber (23).

10

15

20

25

30

35

40

45

50

55




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 01 12 7834

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
Y	C. ROSENBLAD, H. VON KÄNEL, M. KUMMER, A. DOMMANN, E. MÜLLER: "A plasma process for ultrafast deposition of SiGe graded buffer layers" APPLIED PHYSICS LETTERS, vol. 76, no. 4, 24 January 2000 (2000-01-24), pages 427-429, XP002200819	1-12	H01L21/205 H01L29/778
X	* the whole document *	13-19	
Y	EP 0 380 077 A (HITACHI LTD) 1 August 1990 (1990-08-01) * abstract *	1-12	
X	US 5 442 205 A (BRASEN DANIEL ET AL) 15 August 1995 (1995-08-15) * column 4, line 5 - line 8 * * column 6, line 25 - line 56 *	11,12	
X	WO 00 54338 A (IBM ;CHU JACK O (US)) 14 September 2000 (2000-09-14) * page 5, line 1 - page 11, line 10; figure 1 *	11,12	TECHNICAL FIELDS SEARCHED (Int.Cl.7) H01L
A	HACKBARTH T ET AL: "Alternatives to thick MBE-grown relaxed SiGe buffers" THIN SOLID FILMS, ELSEVIER-SEQUOIA S.A. LAUSANNE, CH, vol. 369, no. 1-2, July 2000 (2000-07), pages 148-151, XP004200344 ISSN: 0040-6090 * figure 1 *	11,12	
The present search report has been drawn up for all claims			
Place of search BERLIN		Date of completion of the search 31 May 2002	Examiner Le Neur, M-A
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons</p> <p>a : member of the same patent family, corresponding document</p>			

EP0 FORM 1500 (04.02.97) (P04001)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 12 7834

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

31-05-2002

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0380077	A	01-08-1990	JP 2196436 A	03-08-1990
			JP 3016230 A	24-01-1991
			EP 0380077 A2	01-08-1990
			US 5241197 A	31-08-1993
US 5442205	A	15-08-1995	US 5221413 A	22-06-1993
			EP 0514018 A2	19-11-1992
			JP 2792785 B2	03-09-1998
			JP 6252046 A	09-09-1994
WO 0054338	A	14-09-2000	CN 1343374 T	03-04-2002
			EP 1169737 A1	09-01-2002
			WO 0054338 A1	14-09-2000

EPO FORM P/048

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82